Преобразования программ - фундаментальная основа создания оптимизирующих распараллеливающих компиляторов

Автор: Штейнберг Борис Яковлевич, Штейнберг Олег Борисович

Журнал: Программные системы: теория и приложения @programmnye-sistemy

Рубрика: Программное и аппаратное обеспечение для супер ЭВМ

Статья в выпуске: 1 (48) т.12, 2021 года.

Бесплатный доступ

В работе рассматриваются преобразования программ, приводящие к ускорению. Приводятся публикации о различных параллельных вычислительных архитектурах и инструментах разработки эффективных программ для них. Рассматривается сочетание распараллеливания и оптимизации доступа к модулям памяти разного уровня. Отмечается, что отставание автоматической оптимизации программ от потребностей новых архитектур сдерживает развитие новых перспективных вычислительных систем. Формулируются задачи развития теории преобразования программ и оптимизирующих (распараллеливающих) компиляторов, которые могли бы привести к существенному повышению производительности труда программистов. Статья обосновывает призыв к модернизации оптимизирующей компиляции.

Еще

Оптимизирующий компилятор, параллельные вычисления, преобразования программ, локальность данных, оптимизация обращений к памяти, тайл

Короткий адрес: https://sciup.org/143175974

IDR: 143175974   |   DOI: 10.25209/2079-3316-2021-12-1-21-113

Список литературы Преобразования программ - фундаментальная основа создания оптимизирующих распараллеливающих компиляторов

  • Big tasks and supercomputers, Per. s angl., Trudy instituta inzhenerov po elektrotekhnike i radioelektronike, vol. 77, no. 7, Mir, M., 1989.f23
  • M. R. Garey, D. S. Johnson. Computers and Intractability: A Guide to the Theory of NP-Completeness, W. H. Freeman and Company, 1979, ISBN 978-5-458-26100-5 ISBN 0-7167-1045-5, x+338 pp. 23 42
  • Yu. Zatuliveter, Ye. Fishchenko. "Multiprocessor computer PS-2000", Open Systems.DBMS, 2007, no. 9, pp. 74-79 (in Russian), url 24 67
  • H. J. Siegel. "A model of SIMD machines and a comparison of various interconnection networks", IEEE Transactions on Computers, C-28:12 (1979), pp. 907-917. d f24
  • I.V. Prangishvili, S.Ya. Vilenkin, I.L. Medvedev. Parallel computing systems with common control, Energoatomizdat, M., 1983 (in Russian), 312 pp.f25 26 27
  • A. V. Zabrodin, V. V. Karatanov, V. V. Korneyev, V. K. Levin. "Massively parallel computing systems based on serial microprocessors. Experience in creation and application", Trudy Mezhdunarodnoy konferentsii «Parallel'nyye vychisleniya i zadachi upravleniya", PAC0'2001 (2-4 oktyabrya 2001, Moskva, IPU RAN), pp. 85-86 (in Russian).
  • A. V. Zabrodin, V. K. Levin. "Experience in the development of parallel computing technologies. Creation and development of the MBS family", Trudy Vserossiyskoy nauchnoy konferentsii «Vysokoproizvoditel'nyye vychisleniya i ikh prilozheniya" (30 oktyabrya—2 noyabrya 2000 goda, Chernogolovka), pp. 3—8 (in Russian).f25
  • A. O. Latsis. How to build and use a supercomputer, Best-seller, M., 2003, ISBN 5-98158-003-8 (in Russian), 240 pp. 25
  • M. A. Kopytov, G. M. Mikhaylov, Yu. P. Rogov. "High-performance cluster of the A. A. Dorodnitsin Computing Center of the Russian Academy of Sciences", Trudy Vserossiyskoy nauchnoy konferentsii «Nauchnyy servis v seti Internet" (Novorossiysk, 22-27 sentyabrya 2003), MGU, M., pp. 60-62 (in Russian).f25
  • S. M. Abramov, A. I. Adamovich, M. R. Kovalenko, A. F. Slepukhin, N. N. Paramonov. "Cluster systems of the SKIF family of supercomputers", Trudy Vserossiyskoy nauchnoy konferentsii «Nauchnyy servis v seti Internet" (Novorossiysk, 22-27 sentyabrya 2003), MGU, M., pp. 147-151 (in Russian).f25
  • A. A. Bukatov, V.N. Datsyuk, O.V. Datsyuk, G.M. Khachkinayev. "Experience in creating a high-performance cluster using two communication networks", Trudy Vserossiyskoy nauchnoy konferentsii «Nauchnyy servis v seti Internet" (Novorossiysk, 22-27 sentyabrya 2003), MGU, M., pp. 110-112.f25
  • M. P. Filamofit-skiy. "X-COM System: Organization of Distributed Computing on the Internet", Trudy Vserossiyskoy nauchnoy konferentsii «Nauchnyy servis v seti Internet" (Novorossiysk, 22-27 sentyabrya 2003), MGU, M., pp. 363-367.f25
  • Yu. S. Zatuliveter. "To the global computer", Trudy Vserossiyskoy nauchnoy konferentsii «Nauchnyy servis v seti Internet" (Novorossiysk, 22-27 sentyabrya 2003), MGU, M., pp. 186-190. 25
  • Yu. N. Galyuk, V.I. Zolotarev, V. P. Menonov. "GRID: Resilient Multi-Cluster Computing Scheme", Trudy Vserossiyskoy nauchnoy konferentsii «Nauchnyy servis v seti Internet" (Novorossiysk, 22-27 sentyabrya 2003), MGU, M., pp. 87. 25
  • R. Allen, K. Kennedy. Optimizing Compilers for Modern Architectures: A Dependence-based Approach, 1st ed., Morgan Kaufmann Publisher, 2001, ISBN 978-1558602861, 816 pp. 25 40 42 45
  • P.M. Kougi. The architecture of conveyor computers, Per. s angl., Radio i svyaz', M., 1985, 358 pp.f25 27
  • K. G. Samofalov, G. M. Lutskiy. Fundamentals of the theory of multilevel pipelined computing systems, Radio i svyaz', M., 1989, 272 pp.f25
  • I. A. Kalyayev, 1.1. Levin, Ye. A. Semernikov, V. I. Shmoylov. Reconfigurable multicore computational structures, 2-ye, pererab. i dop. izd., ed. I. A. Kalyayev, Izd-vo YuNTs RAN, Rostov-n/D, 2009, 344 pp.f25,37
  • B. A. Babayan. "The level of programming and architectural principles of building a computer", Kibernetika i vychislitel'naya tekhnika, vol. 2, Nauka, M., 1986, pp. 18-27.1-26
  • B. A. Babayan. "Main Principles of E2K Architecture", Free Software Magazine, 1:2 (2002). url 26 27
  • B. Babayan, A. V. Bocharov, V. S. Volin, S. S. Gavrilov, A. S. Groshev, F. A. Gruzdov, M. V. Yeremin, S. M. Zotov, A. L. Plotkin, L. Ye. Pshenichnikov, G. G. Ryabov, M. L. Chudakov, V. S. Shevyakov, Multiprocessor computers and methods for their design, Perspektivy razvitiya vychislitel'noy tekhniki, vol. 4, Vysshaya shkola, M., 1990, ISBN 5-06-000133-4, 144 pp.f26
  • P.C. Treleaven. "Parallel architecture overview", Parallel Computing, 8:1988, pp. 59-70. d - 26 27
  • V. S. Podlazov. "Properties of multi-ring and hypercube commutators on arbitrary permutations", Trudy Mezhdunarodnoy konferentsii «Parallel'nyye vychisleniya i zadachi upravleniya", PACO'2001 (2-4 oktyabrya 2001, Moskva, IPU RAN), pp. 152-164. 26
  • A. A. Arkhangel'skaya, V. A. Yershov, V. I. Neyman. Automatic switching of communication channels, Svyaz', M., 1970, 192 pp.t26
  • V. E. Benesh. Mathematical foundations of the theory of telephone communications, Svyaz', M., 1968, 292 pp.t26
  • V. I. Kodachigov. Electronic switching of information channels, Izd-vo Rostovskogo universiteta, Rostov-na-Donu, 1983, 208 pp. 26
  • A. V. Kalyayev. Homogeneous Switching Register Structures, Sovet-skoye radio, M., 1978, 334 pp. t26,37
  • G. T. Artamonov. Topology of regular computer networks and environments, Radio i svyaz', M., 1985, 192 pp.t26
  • G. T. Artamonov, V. D. Tyurin. Topology of computer networks and multiprocessor systems, Radio i svyaz', M., 1991, 248 pp.t26
  • V. V. Korneyev, V. G. Khoroshevskiy. Architecture of computing systems with programmable structure, preprint 0VS-10, Institut matematiki SO AN SSSR, Novosibirsk, 1979, 48 pp.t26,37
  • V. V. Korneyev, V. G. Khoroshevskiy. Structure and functional organization of computer systems with programmable structure, preprint OVS-11, Institut matematiki SO AN SSSR, Novosibirsk, 1979, 48 pp.t26,37
  • Sh. Akhter, R. Jason. Multi-Core Programming. Increasing Performance Through Software Multi-threading, Intel-Press, USA, 2006, 336 pp. 26
  • V. Yu. Volkonskiy, A. K. Kim. "Development of ideas of parallelism in the architecture of computing complexes of the "Elbrus" series", Trudy chetvertoy mezhdunarodnoy konferentsii «Parallel'nyye vychisleniya i zadachi upravleniya", PACO'2008 (Moskva, 27-29 oktyabrya 2008), pp. 42-66.t27
  • S. A. Orlov, B. Y Tsilker. Organization of computers and systems: Textbook for universities, fundamental course on the architecture and structure of modern computer facilities, 3-rd, Piter, SPb., 2015, ISBN 978-5-496-01145-7 (in Russian), 685 pp. 27
  • A.I. Solonina, D. A. Ulakhovich, L.A. Yakovlev. Algorithms and processors for digital signal processing, BKhV- Peterburg, SPb., 2002, ISBN 5-94157-065-1, 454 pp.
  • V. V. Voyevodin. Mathematical models and methods in parallel processes, Nauka, Glavnaya redaktsiya fiziko-matematicheskoy literatury, M., 1986, 296 pp. 27 31 51 58
  • B. A. Golovkin. Parallel computing systems, Nauka, Glavnaya redaktsiya fiziko-matematicheskoy literatury, M., 1980, 518 pp.t27
  • V. V. Korneyev. Parallel computing systems, Nolidzh, M., 1999, ISBN 5-89251-065-4, 320 pp. t27
  • D. Ivens (red.). Parallel processing systems, Mir, M., 1985, 413 pp.t27
  • R. W. Hockney, C. R. Jesshope. Parallel computers: Arhitecture, programming and algorithms, Adam Hilger, 1981, ISBN 978-0852744222, 423 pp. 27
  • G.S. Almasi, A. Gottlieb, Highly Parallel Computing, The Benjamin/Cummings Series in Computer Science and Engineering, Subsequent edition, Benjamin-Cummings Pub Co, 1993, ISBN 978-0805304435, 689 pp. 27 39
  • Y. Wallach, Alternating Sequential-Parallel Processing, Lecture Notes in Computer Science, vol. 127, ISBN 978-3-540-38988-0, xii+336 pp. d ' 27
  • Kun Sun' Yuan'. Matrix processors on VLSI, Mir, M„ 1991, ISBN 5-03-001857-3, 672 pp. 1-27
  • V. N. Beletskiy. Multiprocessor and parallel structures with the organization of asynchronous computations, Naukova dumka, Kiyev, 1988, ISBN 5-12-009328-0, 240 pp. I27
  • N. N. Mirenkov. Parallel programming for multi-module computing systems, Radio i svyaz', M., 1989, ISBN 5-256-00196-5, 320 pp. 27
  • J. Mukundan, H. Hunter, K.-H. Kim, J. Stuecheli, J. F. Martinez. "Understanding and Mitigating Refresh Overheads in High-Density DDR4 DRAM Systems", ACM SIGARCH Computer Architecture News, 43:3 (2013). 27
  • A. V. Linev, D. K. Bogolyubov, S.I. Bastrakov, Parallel programming technologies for new processor architectures, Uchebnik, Superkomp'yuternoye obrazovaniye, ed. V. P. Gergel', Izd-vo Moskovskogo un-ta, M., 2010, ISBN 978-5-211-05962-7, 152 pp. 28
  • A. Olofsson. Epiphany-V: A 1024-core 64-bit RISC processor, 2016, 15 pp.
  • A. A. Adamov, P. V. Pavluxin, D. V. Bikonov, A. L. Eisymont, L. K. Eisymont. "Modern GPGPU alternative perspective universal and specialized processors-accelerators", Voprosy kiberbezopasnosti, 2019, no. 4, pp. 13—21. i 1 28 66
  • M. Kuzminskij. "Power9 — processors for big data", Otkrytye systemy. SUBD, 2017, no. 03 (Accessed 1.07.2020). %https://www.osp.ru/os/2017/03/13052698 28
  • I. Grasso, P. Radojkovic, N. Rajovic, I. Gelado, A. Ramirez. "Energy efficient HPC on embedded SoGs: Optimization techniques for Mali GPU", 2014 IEEE 28th International Parallel and, Distributed Processing Symposium, d ' 28
  • D. Kharris, S. Kharris. Digital circuitry and computer architecture, DMK Press, 2018, ISBN 978-5-97060-570-7, 792 pp.128
  • S. S. Andreyev, S. A. Dbar, Yu. A. Klimov, A. O. Latsis, Ye. A. Plotkina. "Quantum computation model: the classical programmer's viewpoint", Keldysh Institute preprints, 2018, 178 (in Russian), 30 pp. 28
  • S. A. Stepanenko. "Photonic computer: structure and algorithms. Estimations of parameters", Fotonika, 2017, no. 7, pp. 72—83 (in Russian), d ' 28 38
  • Ye. Zuyev. Rare profession, DMK-Press, 2014, ISBN 978-5-94074-812-0.129
  • V. A. Val'kovskiy. Parallelization of Algorithms and Programs: A Structural Approach, Radio i svyaz', M., 1989, ISBN 978-5-256-00195-7, 176 pp. 29 36 54
  • M. R. Haghighat, C. D. Polychronopoulos. "Symbolic analysis for parallelizing compilers", ACM Transactions on Programming Languages and Systems, 18:4 (1995), pp. 477-518. i 129 49
  • E. A. Trakhtengerts. Parallel 'process software, Nauka, M., 1987.129
  • A.V. Babichev, V. G. Lebedev. "Parallelization of program loops", Program-mirovaniye, 9:5 (1983), pp. 52—63.129
  • S. Abramov, A. Adamovich, M. Kovalenko. "T-system: programming environment providing automatic dynamic parallelizing on IP-network of Unix-computers", 4-aya Mezhdunarodnaya Rossiysko-Indiyskaya vystavka-seminar «Matematicheskoye modelirovaniye i vizualizat.siya" (15—25 sentyabrya 1997 g., Moskva), .url 31
  • M. Ye. Ba.la.shov, V. D. Goryachev, D.S. Rykov, O.S. Rykova, Ye. M. Smirnov, N. Ye. Smirnova, S.A. Yakubov. "Preprocessor for solver CCFDD network IVS", Trudy Vserossiyskoy nauchnoy konferentsii «Nauchnyy servis v seti Internet" (Novorossiysk, 22-27 sentyabrya 2003), Izd-vo MGU, M., pp. 62-64. 31
  • S. L. Golovkov, A. G. Smirnov V. K. Rubin. "Monitor support for parallel scientific and technical problems on the Internet", Trudy Vserossiyskoy nauchnoy konferentsii «Nauchnyy servis v seti Internet" (Novorossiysk, 22-27 sentyabrya 2003), Izd-vo MGU, M., pp. 79-82. 31
  • A. S. Igumnov. "Open platform for debugging parallel programs", Trudy Vserossiyskoy nauchnoy konferentsii «Nauchnyy servis v seti Internet" (Novorossiysk, 22-27 sentyabrya 2003), Izd-vo MGU, M., pp. 92-94. 31
  • V. P. Gergel', A. N. Svistunov. "Development of an integrated high-performance computing environment for a cluster of Nizhny Novgorod University", Mezhdunarod-nyy nauchno-prakticheskiy seminar i molodezhnaya shkola «Vysokoproizvoditel'nyye parallel'nyye vychisleniya na klasternykh sistemakh" (22-26 noyabrya 2005, NNGU im. N.I. Lobachevskogo), pp. 51-54.t31
  • A.I. Il'yushin, V.N. Klepikov, A. V. Vyrodov, A. S. Babanin, S.A. Budikhin, K. V. Tachennikov. ""Pumping" of objects as a means of increasing the throughput of the MPS", Trudy Vserossiyskoy nauchnoy konferentsii «Nauchnyy servis v seti Internet" (Novorossiysk, 22-27 sentyabrya 2003, Nizhniy Novgorod), Izd-vo MGU, M., pp. 345-347. 31
  • V. A. Yevstigneyev, I. A. Mirzuitova. Loop analysis: a selection of candidates for paralization, Preprint. No 58, ISI RAN, Novosibirsk, 1999, 49 pp. .url 31 36
  • V. A. Yevstigneyev. "Some features of computer software with a long command word (Review)", Programmirovaniye, 17:2 (1991), pp. 69-80.t31
  • A. W. Lim, G. I. Cheong, M. S. Lam. "An affine partitioning algorithm to maximize parallelism and minimize communication", ICS'99: Proceedings of the 13th international conference on Supercomputing (Rhodes Greece, June, 1999), 1999, isbn 978-1-58113-164-2, pp. 228-237. 31
  • A. W. Lim, M. S. Lam. "Cache Optimizations With Affine Partitioning", Proceedings of the Tenth SIAM Conference on Parallel Processing for Scientific Computing, Portsmouth, Virginia, March, 2001., 2001, 14 pp. .url, 31
  • A. W. Lim, M. S. Lam. "Maximizing parallelism and minimizing synchronization with affine partitions", Parallel Computing, 24:3-4 (1998), pp. 445-475. i 131
  • A. V. Frolov. "Automation of FORTRAN program transformations", Tezisy dokladov vserossiyskoy nauchnoy konferentsii «Fundamental'nyye i prikladnyye aspekty razrabotki bol'shikh raspredelennykh programmnykh kompleksov" (Novorossiysk, 21-26 sentyabrya 1998), MGU, M., 1998. 32 51
  • A. V. Frolov. "Tool system for parallelizing Fortran programs as an example of using Internet technologies in programming", Tezisy dokladov vserossiyskoy nauchnoy konferentsii «Nauchnyy servis v seti Internet" (Novorossiysk, 24-29 sentyabrya 2001), MGU, M., 2001, pp. 221-222. 32
  • A. V. Frolov. "Finding and using directed cuts of real graphs of algorithms", Programmirovaniye, 23:4 (1997), pp. 71-80.t32
  • V. V. Koval'. "Modern methods of program transformation", Komp'yuternoye modelirovaniye. Vychislitel'nyye tekhnologii, TsVVR, Rostov-na-Donu, 2003, pp. 41-58. f32
  • V. V. Lugovoy. "Methods for implementing the internal representation of programs in a CASE-system for parallelizing programs", Komp'yuternoye modelirovaniye. Vychislitel'nyye tekhnologii, 2003, pp. 91-99.f32
  • A. A. Bukatov, V. V. Koval'. "The methods of realization of transformation machine of multiple objective system of programs' transformations", Informatsionnyye tekhnologii, 2004, no. 3, pp. 24-30 (in Russian).f32
  • A. A. Bukatov, V. V. Lugovoy. "Incremental modification of data structures of the internal representation of programs in the program parallelization system", Iskusstvennyy intellekt, 2003, no. 3, pp. 15-22.f32
  • B. Ya. Shteynberg. "Vertices of the region of changing the parameters of cycles and information independence", Tezisy dokladov I-y Vsesoyuznoy konferentsii «Odnorodnyye vychislitel'nyye sredy i sistolicheskiye struktury". V. 3 (17-20 aprelya 1990, g. L'vov), pp. 112-116. 32
  • B. Ya. Shteynberg. "Parallelization with analysis of the range of parameters of loops and with the analysis of external variables in index expressions", Razrabotka sistemnogo i prikladnogo programmnogo obespecheniya MVK PS-2000/2100, PS-3000/3100, Tezisy dokladov Vsesoyuznogo nauchno-tekhnicheskogo seminara (g. Kalinin), M., 1990, pp. 5-6.f32
  • B.Ya. Shteynberg. "Optimal parallel relocation of two-dimensional arrays", Programmirovaniye, 19:6 (1993), pp. 81-87 (in Russian).f32 56 57
  • B.Ya. Shteynberg. "Conflict-free array allocations in parallel computations", Kibernetika i sistemnyy analiz, 1999, no. 1, pp. 166-178. 32 56
  • B.Ya. Shteynberg. "Optimal parallel relocation of multidimensional arrays in parallel computations", Sbornik trudov Mezhdunarodnoy nauchno-tekhnicheskoy konferentsii «Intellektual'nyye mnogoprotsessornyye sistemy" (1-5 sentyabrya, 1999, Taganrog, Rossiya), pp. 151-155.f32 56 57
  • B.Ya. Shteynberg. "Breaking loops for execution on a supercomputer with a reconfigurable pipeline architecture", Iskusstvennyy intellekt, 2002, no. 3, pp. 331-338.
  • B.Ya. Shteynberg. "Substitution and Renaming of Index Variables in Multidimensional Loops", Izvestiya vuzov. Severo-Kavkazskiy region. Yestestvennyye nauki, 2002, Yubileynyy vypusk, pp. 94-99.f32 , 51
  • B.Ya. Shteynberg. "Substitution and renaming in multidimensional loops with automatic parallelization", Materialy Mezhdunarodnoy nauchno-tekhnicheskoy konferentsii «Super YeVM i mnogoprotsessornyye vychislitel'nyye sistemy", MVS'2002 (Rossiya, Taganrog, 26-30 iyunya 2002), pp. 161-164.f32
  • B. Ya. Shteynberg. "The parallelizing of recurrent program loops", Informatsionnyye tekhnologii, 2004, no. 4, pp. 16-23 (in Russian).f32 58
  • B.Ya. Shteynberg. Mathematical methods for parallelizing recurrent program loops for supercomputers with parallel memory, Izd-vo Rostovskogo universiteta, Rostov-na-Donu, 2004, 192 pp. 32 40 42 45 58
  • B.Ya. Shteynberg, D.V. Makoshenko, D.N. Cherdantsev, A.M. Shul'zhenko. "Internal representation in an open parallelization system", Iskusstvennyy intellekt, 2003, no. 3, pp. 89-96.
  • B.Ya. Shteynberg, D.N. Cherdantsev, S.A. Naumenko, A. E. Butov, V. V. Petrenko. "Program conversions for an open parallelization system", Iskusstvennyy intellekt, 2003, no. 3, pp. 97-104.f32
  • B. Ya. Shteynberg, M. V. Naprasnikova. "The minimum set of control arcs when testing software modules", Izvestiya VUZov. Severo-Kavkazskiy region. Yestestvennyye nauki, 2003, no. 4, pp. 15-18. 32 48
  • B.Ya. Shteynberg, O. E. Arutyunyan, A. E. Butov, K.Yu. Gufan, R. Morylev, S.A. Naumenko, V. V. Petrenko, A. Tuzayev, D.N. Cherdantsev, M.V. Shilov, R. B. Shteynberg, A.M. Shul'zhenko. "OPC-based parallelization trainer", Trudy nauchno-metodicheskoy konferentsii «Sovremennyye informatsionnyye tekhnologii v obrazovanii: Yuzhnyy federal'nyy okrug" (Rostov-na-Donu, 12-15 maya 2004), pp. 248-250.f32,51
  • B.Ya. Shteynberg, M.V. Naprasnikova, Z.Ya. Nis. "Testing transformations of the Open Parallelizing System", Iskusstvennyy intellekt, 2004, no. 3, pp. 257-264. 32 48
  • B.Ya. Shteynberg. "Open parallelization system", Otkrytyye sistemy. SUBD, 2007, no. 9, pp. 36-41. url 32 61
  • B.Ya. Shteynberg. "Parallel multiplication of a sparse matrix by a vector", Izvestiya vuzov. Severo-Kavkazskiy region. Yestestvennyye nauki, 2005, Spetsial'nyy vypusk, pp. 122-124. 32
  • B.Ya. Shteynberg, Z.Ya. Nis, V. V. Petrenko, D.N. Cherdantsev, R. B. Shteynberg, A. M. Shul'zhenko. "State and capabilities of the open parallelization system (summer 2006)", Trudy seminara «Naukoyemkoye programmnoye obespecheniye" v ramkakh shestoy mezhdunarodnoy konferentsii pamyati akademika A. P. Yershova «Perspektivy sistem informatiki" (Novosibirsk, Akademgorodok, 28-29 iyunya 2006), pp. 122-125.1-32,51
  • B.Ya. Shteynberg, Z.Ya. Nis, V. V. Petrenko, D.N. Cherdantsev, R. B. Shteynberg, A. M. Shul'zhenko. "Open parallelization system 2006", Trudy III mezhdunarodnoy konferentsii «Parallel'nyye vychisleniya i zadachi upravleniya", PACO'2006 (2-4 oktyabrya 2006, IPU RAN, Moskva), pp. 526-541. 32 51
  • B.Ya. Shteynberg, R.I. Morylev. "Parallelization of programs using the Open Parallelizing System", Trudy Vserossiyskoy nauchnoy konferentsii «Nauchnyy servis v seti Internet" (Novorossiysk, 18-22 sentyabrya 2007), Izd-vo MGU, M.. 32 47 51
  • A. M. Shul'zhenko. "Automatic detection of ParDo cycles in the program", Izvestiya vuzov. Severo-Kavkazskiy region. Yestestvennyye nauki, 2005, no. S11, pp. 77-87.
  • R. B. Shteynberg. "Calculation of the delay in the start of pipelines for supercomputers with a structurally procedural organization of computations", Iskusstvennyy intellekt, 2003, no. 4, pp. 105-112.f32,37
  • O. B. Shteynberg. "Automatic parallelization of recurrent loops with irregular computation of superpositions", Trudy chetvertoy mezhdunarodnoy konferentsii «Parallel'nyye vychisleniya i zadachi upravleniya", PACO'2008 (Moskva, 27-29 oktyabrya 2008). 132,47,58
  • A.N. Andrianov, K.N. Yefimkin, I.B. Zadykhaylo. "Non-procedural language for solving problems of mathematical physics", Programmirovaniye, 17:2 (1991), pp. 80-94. 32
  • A. N. Andrianov. "Using the Norma language for solving computational problems on irregular grids", Trudy Vserossiyskoy nauchnoy konferentsii «Fundamental'nyye I prikladnyye aspekty razrabotki bol'shikh raspredelennykh programmnykh kompleksov" (Novorossiysk, 21-26 sentyabrya 1998), Izd-vo MGU, M., pp. 120-123. 32
  • A.N. Andrianov, T. P. Baranova, A.B. Bugerya, K.N. Yefimkin. "Nonprocedural norma language and its translation methods for parallel architectures", Izvestiya vysshikh uchebnykh zavedeniy. Severo-Kavk.azsk.iy region. Tekhnicheskiye nauki, 2017, no. 3 (195), pp. 5-12 (in Russian), d f32
  • V. F. Aleksakhin, V.N. Il'yakov, N. A. Konovalov, N. V. Kovaleva, V. A. Kryukov, N. V. Podderyugina, Yu. L. Sazanov. "Automation system for the development of parallel programs for computing clusters and networks (DVM-system)", Trudy Vserossiyskoy nauchnoy konferentsii «Nauchnyy servis v seti Internet" (Novorossiysk, 23-28 sentyabrya 2002), Izd-vo MGU, M., 2002, pp. 272-273. 32 55
  • V. N. Kovalenko I. V. Kryukov V. A. Il'yakov. "Analysis and prediction of the efficiency of DVM-programs execution on heterogeneous computer networks", Trudy Vserossiyskoy nauchnoy konferentsii «Nauchnyy servis v seti Internet" (Novorossiysk, 22-27 sentyabrya 2003), Izd-vo MGU, M., 2003, pp. 181-182. 32 55
  • V. A. Bakhtin, D. A. Zakharov, A. A. Yermichev, V. A. Kryukov. "Debugging parallel programs in DVM-system", Elektronnyye biblioteki, 23:4 (2020), pp. 866-886 (in Russian), d 32 33 66
  • V. A. Bakhtin, D. A. Zakharov, A. S. Kolganov, V. A. Kryukov, N. V. Podderyugina, M.N. Pritula. "Development of parallel applications using DVM-system", Vestn. YuUrGU. Ser. Vych. matem. inform., 8:1 (2019), pp. 89—106 (in Russian).
  • V. A. Bakhtin, D. A. Zakharov, A. A. Yermichev, V. A. Kryukov, N. V. Podderyugina, M. N. Pritula. "Experience in solving applied problems using irregular grids using a DVM system", Short articles and descriptions of posters of the XIII International Scientific Conference "Parallel Computing Technologies", PaVT'2018, 2018, pp. 241-252.
  • V. A. Bakhtin, D. A. Zakharov, V. A. Kryukov, N. V. Podderyugina, M. N. Pritula. "Incremental parallelization of programs using DVM-system", Trudy mezhdunarodnoy konferentsii «Superkomp'yuternyye dni v Rossii", Superkomp'yuternyy konsortsium universitetov Rossii, Rossiyskaya akademiya nauk, 2018, pp. 991-993.t32 33 55
  • V. A. Bakhtin, O. F. Zhukova, N. A. Katayev, A. S. Kolganov, V. A. Kryukov, M. Yu. Kuznetsov, N. V. Podderyugina, M. N. Pritula, O. A. Savitskaya, A. A. Smirnov. "Parallelization of software packages. Problems and prospects", Trudy Vserossiyskoy nauchnoy konferentsii «Nauchnyy servis v seti Internet" (17-22 sentyabrya 2018 g., g. Novorossiysk), IPM im. M. V. Keldysha, M., 2018, ISBN 978-5-98354-046-0, pp. 63—72 (in Russian). url, 32 33 66
  • A. A. Yermichev, V. A. Kryukov. "Development of the comparative debugging method for DVMH programs", Trudy XIX Vserossiyskoy nauchnoy konferentsii «Nauchnyy servis v seti Internet" (18-23 sentyabrya 2017 g., g. Novorossiysk), IPM im. M. V. Keldysha, M., 2017, ISBN 978-5-98354-037-8, pp. 150-156. .url. 32 33 66
  • A. S. Kolganov, V. A. Kryukov, K.O. Shokhin. "Parallelizing loops with regular data dependencies on clusters with GPUs", Tezisy dokladov nauchnoy konferentsii «Lomonosovskiye chteniya" (Moskva, 17-26 aprelya 2017 goda), OOO «MAKS Press", M., 2017, ISBN 978-5-89407-572-3, pp. 29-30. 32 33 55
  • V. A. Bakhtin, O. F. Zhukova, A. S. Kolganov, N.N. Korolev, V. A. Kryukov, M. Yu. Kuznetsov, N. V. Podderyugina, M. N. Pritula, O. A. Savitskaya, A. A. Smirnov, N. A. Katayev. "Incremental parallelization for clusters in SAPFOR", Trudy XIX Vserossiyskoy nauchnoy konferentsii «Nauchnyy servis v seti Internet" (18—23 sentyabrya 2017 g„ g. Novorossiysk), IPM im. M. V. Keldysha, M., 2017, ISBN 978-5-98354-037-8, pp. 48-52. .url 1 32 33 66
  • V.F. Aleksakhin, V.A. Bakhtin, D. A. Zakharov, A.S. Kolganov, A.V. Korolev, V. A. Kryukov, N.V. Podderyugina, M.N. Pritula. "HPC applications experience using DVM-system", Trudy mezhdunarodnoy konferentsii «Superkomp'yuternyye dni v Rossii", 2017, pp. 650—661 (in Russian), url, 32 33 66
  • V. Bakhtin, A. Kolganov, V. Krukov, N. Podderyugina, M. Pritula, O. Savitskaya. "An extension of the DVM-system to solve problems with intensive irregular memory access", GraphHPC 2017 Proceedings of the 4th GraphHPC Conference on Large-Scale Grap Processing Using HPC Systems, CEUR Workshop Proceedings, vol. 1981, 2017, pp. 25-30. url 32 33 66
  • V.A. Bakhtin, A.S. Kolganov, V.A. Kryukov, N.V. Podderyugina, M.N. Pritula. "Extension of DVM-system capabilities to solve problems which use irregular grids", Trudy mezhdunarodnoy konferentsii «Superkomp'yuternyye dni v Rossii" (26—27 sentyabrya, 2016 g„ g. Moskva), Izd-vo MGU, M„ 2016, pp. 596-603 (in Russian).
  • V.A. Bakhtin, V.A. Kryukov, N.V. Podderyugina, M.N. Pritula. "Implementation of parallel I/O in DVM-system", Trudy mezhdunarodnoy konferentsii «Superkomp'yuternyye dni v Rossii" (26-27 sentyabrya 2016 g., g. Moskva), Izd-vo MGU, M., 2016, pp. 615-625 (in Russian), url 32 33 66
  • V.A. Bakhtin, A.S. Kolganov, V.A. Kryukov, N.V. Podderyugina, S.V. Polyakov, M. N. Pritula. "Extension of DVMH-model to work with irregular grids", Trudy mezhdunarodnoy nauchnoy konferentsii «Parallel'nyye vychislitel'nyye tekhnologii", Pa.VT'2016, Izdatel'skiy tsentr YuUrGU, Chelyabinsk, 2016, pp. 757. url 32 33 66
  • V.A. Bakhtin, O. F. Zhukova, N. A. Katayev, A.S. Kolganov, V.A. Kryukov, N.V. Podderyugina, M.N. Pritula, O.A. Savitskaya, A.A. Smirnov. "Automation of parallelization of software systems", Trudy Vserossiyskoy nauchnoy konferentsii «Nauchnyy servis v seti Internet" (19-24 sentyabrya 2016 g., g. Novorossiysk), IPM im. M.V. Keldysha, RAN, M„ 2016, pp. 76-85. url 32 33 66
  • V. Krukov. "Automation of Programming at the M. V. Keldysh Institute of Applied Mathematics, Russian Academy of Sciences (KIAM RAS)", Proceedings 3rd International Conference on Computer Technology in Russia and in the Former Soviet Union, SoRuCom 2014 (13-17 Oct. 2014, Kazan, Russia), 2015, ISBN 978-1-4799-1799-0, pp. 127-130. 32 33 66
  • V.F. Aleksakhin, V.A. Bakhtin, O. F. Zhukova, A.S. Kolganov, V.A. Kryukov, I. P. Ostrovskaya, N.V. Podderyugina, M.N. Pritula, O.A. Savitskaya. "Parallelization in Fortran-DVMH language for Intel Xeon Phi coprocessor for NAS NPB3.3.1 tests", Trudy mezhdunarodnoy nauchnoy konferentsii «Parallel'nyye vychislitel'nyye tekhnologii", PaVT'2015, Izdatel'skiy tsentr YuUrGU, Chelyabinsk, 2015, pp. 19-30.
  • V.A. Bakhtin, O.F. Zhukova, N. A. Katayev, A.S. Kolganov, N.V. Podderyugina, M.N. Pritula, O.A. Savitskaya, A.A. Smirnov, V.A. Kryukov. "Using the Internet to Teach Parallel Programming", Trudy XVII Vserossiyskoy nauchnoy konferentsii «Nauchnyy servis v seti Internet" (21-26 sentyabrya 2015 g., g. Novorossiysk), IPM im. M. V. Keldysha, 2015, pp. 26-33. url: 32 33 66
  • V. F. Aleksakhin, V. A. Bakhtin, O. F. Zhukova, A. S. Kolganov, V. A. Kryukov, N. V. Podderyugina, M. N. Pritula, O. A. Savitskaya, A. V. Shubert. "Parallelization on GPUS of NPB 3.3 NAS tests on language FORTRAN DVMH", Vestnik Ufimskogo gosudarstvennogo aviatsionnogo tekhnicheskogo universiteta, 19:1 (2015), pp. 240-250 (in Russian). 32,33,55
  • V. F. Aleksakhin, V. A. Bakhtin, O. F. Zhukova, A. S. Kolganov, V. A. Kryukov, I. P. Ostrovskaya, N.V. Podderyugina, M.N. Pritula, O.A. Savitskaya. "Parallelization of NAS parallel benchmarks for Intel Xeon Phi coprocessor in Fortran-DVMH language", Vestn. YuUrGU. Ser. Vych. matem. inform., 4:4 (2015), pp. 48-63 (in Russian), d 32 33 66
  • V. A. Bakhtin, N. A. Konovalov, V. A. Kryukov. "Extension of the OpenMP Fortran language for programming GRID applications", Trudy Vserossiyskoy nauchnoy konferentsii «Nauchnyy servis v seti Internet" (Novorossiysk, 23-28 sentyabrya 2002), Izd-vo MGU, M., pp. 273. 33
  • V. Kasyanov, E. Kasyanova. "Methods and tools of parallel programming", International Conference Mathematical and Information Technologies (Vrnjacka Banja, Serbia-Budva, Montenegro, August 28-September 5, 2016), CEUR Workshop Proceedings, vol. 1839, 2017, pp. 141-154. .url 33
  • V. P. Gergel', R. G. Strongin. Parallel Computing Basics for Multiprocessor Computing Systems, 2 izd., NNGU, N. Novgorod, 2003, ISBN 5-85746-602-4, 184 pp. t33,36
  • Zh. M. Abu-Kha.lil, S. A. Guda, B. Ya. Shteynberg. "Porting parallel programs while maintaining efficiency", Otkrytyye sistemy. SUED, 2015, no. 4, pp. 18-19.
  • Zh. M. Abu-Khalil, S.A. Guda, B. Ya. Shteynberg. "About high performance program portability", Trudy nauchnoy shkoly I. B. Simonenko, vol. 2, Izd-vo Yuzhnogo federal'nogo universiteta, Rostov-na-Donu, 2015, ISBN 978-5-9275-1607-0, pp. 26-33. URL 33
  • K. Goto, R. A. van de Geijn. "Anatomy of high-performance matrix multiplication", ACM Trans. Math. Softw., 34:3 (2008), 12, 25 pp. d f3460 62
  • Programming parallel processors, ed. R.G. Babb, II, Addison-Wesley, 1989, ISBN 0201117215, 380 pp. d f34
  • V. A. Val'kovskiy. "Parallel execution of loops. Pyramid method", Kibernetika, 1983, no. 5, pp. 51-55. 35 51
  • V. A. Val'kovskiy. "Parallel execution of loops. The parallelepiped method", Kibernetika, 1982, no. 2, pp. 51-62. 35 51
  • D. Kulkurni, M. Stumm. Loop and data transformations: a tutorial, Technical Report CSRI-337, Computer Systems Research Institute, University of Toronto, 1993, 53 pp. 35
  • K. E. Schauser. Compiling dataflow into threads: efficient compiler-controlled 'multithreading for lenient parallel languages, Technical Report No UCB/CSD-91-644, University of California., Berkley, 1991, 71 pp. url; 36
  • N. Saboo, A. K. Singla, J.M. Under, L.V. Kale. "Emulating petaflops machines and blue gene", Proceedings 15th International Parallel and Distributed Processing Symposium, IPDPS 2001 (23-27 April 2001, San Francisco, CA, USA), 2001, ISBN 0-7695-0990-8, pp. 2084-2091.
  • S.V. Torchigin. "Features of debugging applied and system tasks on a computing system with automatic resource allocation", Tezisy dokladov Mezhdunarodnoy nauchnoy konferentsii «Intellektual'nyye i mnogoprotsessornyye sistemy", Izd-vo TRTU, Taganrog, 2003, pp. 55-57.
  • A. Ye. Shiray. "System support for computing in combination with automatic resource allocation", Tezisy dokladov Mezhdunarodnoy nauchnoy konferentsii «Intellektual'nyye i mnogoprotsessornyye sistemy", Izd-vo TRTU, Taganrog, 2003, pp. 54-55.
  • V. S. Burtsev. "New approaches to assessing the quality of computing facilities", Parallelizm vychislitel'nykh protsessov i razvitiye arkhitektury super YeVM, Neft' i gaz, M., 1997, pp. 28-40.
  • V. Ye. Kotov, L.A. Cherkasova. "A network approach to describing the semantics of parallel systems and processes", Kibernetika i vychislitel'naya tekhnika, vol. 2, Nauka, M., 1986, pp. 75-94.
  • V. Ye. Kotov. Petri nets, Nauka. Glavnaya redaktsiya fiziko-matematicheskoy literatury, M., 1984, 159 pp.
  • S. D. Bakhteyarov. OKKAM programming language, MNIIPU, M., 1989, 86 pp.135
  • A. S. Antonov. Parallel programming using MPI technology, Izd-vo MGU, M., 2004, ISBN 5-211-04907-1, 77 pp. .url. 36
  • A. A. Bukatov, V. N. Datsyuk, A. I. Zhegulo. Programming multiprocessor computing systems, Izd-vo OOO «TsVVR", Rostov-na,-Donu, 2003, ISBN 5-94153062-5, 208 pp. url 36
  • S. Nemnyugin, O. Stesik. Parallel programming for multiprocessor computing systems, BKhV-Peterburg, SPb., 2002, ISBN 5-94157-188-7, 400 pp.135
  • V.N. Kas'yanov. Optimizing program transformations, Nauka, M., 1988, ISBN 5-02-013778-2, 338 pp. 135 , 40
  • K. Kasperskiy. Program optimization technique. Efficient use of memory, BKhV-Peterburg, SPb., 2003, ISBN 5-94157-232-8, 464 pp.135 , 40 , 42
  • L. Lamport. "The Coordinate Method for the parallel execution of DO loops", Sagamore Computer Conference on Parallel Processing, 1973, pp. 1-12. 136
  • L. Lamport. "The parallel execution of DO loops", Cornrnun. ACM, 17:2 (1974), pp. 83-93. J f36 61
  • V. A. Evstigneev, V. N. Kasyanov. "Optimizing transformations in paralleling compilers", Programming and Computer Software, 22:6 (1996), pp. 279-290. 36 40
  • A. P. Chernyayev. "Programming systems for high-performance computers", Itogi nauki i tekhniki. Vychislitel'nyye nauki, vol. 3, VINITI AN SSSR, M., 1990, pp. 1-141.1-36
  • A. P. Chernyayev. "Software systems for vectorization and parallelization of FORTRAN programs for some vector conveyor computers (review)", Programmirovaniye, 17:2 (1991), pp. 53-68. 36
  • Yu. A. Frantsuzov. "Code parallelizing and software pipelining", Programmirovaniye, 18:3 (1992), pp. 16-37 (in Russian). 136 , 40
  • R. Allen, K. Kennedi. "Automatic translation of Fortran programs into vector form", Vektorizatsiya programm: teoriya, metody, realizatsiya, Mir, M., 1991, pp. 77-140. 36
  • V. A. Serebryakov. "Cyclic software pipelining and translation of DO loops for tightly coupled multiprocessor systems", Programmirovaniye, 18:3 (1992), pp. 54-60.
  • U. Gupta, B. Reagen, L. Pentecost, M. Donato, Th. Tambe, A. M. Rush, Gu-Yeon Wei, D. Brooks. "MASR: A modular accelerator for Sparse RNNs", 28th International Conference on Parallel Architectures and Compilation Techniques, PACT 2019 (September 23-26, 2019, Seattle, WA, USA), pp. 1-14. arXivgî 1908.08976"[eess.SP] I ' 36
  • Xiao Dong, Lei Liu, Peng Zhao, Guangli Li, Jiansong Li, Xueying Wang, Xiaobing Feng. "Acorns: a framework for accelerating deep neural networks with input sparsity", 28th International Conference on Parallel Architectures and Compilation Techniques, PACT 2019 (September 23-26, 2019, Seattle, WA, USA), pp. 178-191. url 36
  • D.-M. Loroch, F.-J. Pfreundt, N. Wehn, J. Keuper. "Sparsity in Deep Neural Networks — An Empirical Investigation with TensorQuant", Joint European Conference on Machine Learning and Knowledge Discovery in Databases (27 Aug. 2018), Communications in Computer and Information Science, vol. 967, Springer, Cham, ISBN 978-3-030-14879-9, pp. 5-20. 36
  • A. Guha, N. Vedula, A. Shriraman. "Deepframe: A Profile-Driven Compiler for Spatial Hardware Accelerators", 28th International Conference on Parallel Architectures and Compilation Techniques, PACT 2019 (September 23-26, 2019, Seattle, WA, USA), pp. 68-81. d f37
  • Yu.P. Ivondratenko, V. V. Mokhor, S.A. Sidorenko. Verilog-HDL for digital electronic circuit modeling and synthesis, Uchebnoye posobiye, Izdatel'stvo NGTU, Nikolayev, 2002, 206 pp.Î37
  • I. V. Khakhanova. Modeli i metody sistemnogo proyektirovaniya vychislitel'nykh struktur na kristallakh dlya tsifrovoy obrabotki signalov, Dissertatsiya na soiskaniye uchenoy stepeni doktora tekhnicheskikh nauk, KhNURYe, Khar'kov, 2008, 334 pp. Î37
  • A. M. Sergiyenko. VHDL for designing computing devices, ChP «Korneychuk", OOO «TID «DS", K., 2003, ISBN 966-7599-32-9, 208 pp.Î37
  • R. B. Shteynberg. "The parallelizing of recurrent loops with using of non-regular superpositions computations", Izvestiya VUZov. Severo-Kavkazskiy region. Yestestvennyye nauki, 2009, no. 2, pp. 16-18 (in Russian).Î37
  • R. B. Steinberg. "Mapping loop nests to multipipelined architecture", Programming and Computer Software, 36:3 (2010), pp. 177-185.Î37
  • A. V. Kalyayev. "Programming virtual parallel problem-oriented supercomputers in the structure of universal supercomputers with massive parallelism", Trudy mezhdunarodnoy nauchno-tekhnicheskoy konferentsii «Intellektual'nyye mnogoprotsessornyye sistemy" (Taganrog, 1-5 sentyabrya 1999), pp. 27-39. 37 51
  • A. V. Kalyayev, 1.1. Levin. Modularly scalable multiprocessor systems with structural and procedural organization of computations, Yanus-K, M., 2003, 380 pp.
  • 1.1. Levin. "Modularly expandable multiprocessor computing system with structural and procedural organization of computations based on FPGA technologies", Iskusstvennyy intellekt, 2003, no. 4, pp. 446-453.Î37
  • A. V. Kalyayev, A. Yu. Artsatbanov, 1.1. Itenberg. "Principles of building a family of high-performance orthogonal multiprocessor computing systems with programmable architecture", Mnogoprotsessornyye vychislitel'nyye struktury, vol. 13(22), Taganrog, 1991, pp. 4-9.f37
  • A.V. Kalyayev, I.I. Itenberg. "Organization of multisupertransputer computing systems based on macrocomputers with programmable architecture", Tezisy dokladov IV Vsesoyuznogo seminara «Raspredelennaya obrabotka informatsii" (Novosibirsk, 1991), pp. 4.f37
  • A. V. Kalyayev. Multiprocessor systems with programmable architecture, Radio i svyaz', M., 1984, 240 pp.f37
  • V. V. Korneyev. "Software configurability of the hardware structure", Otkrytyye sistemy. SUED, 2007, no. 10. urn. 37
  • V. V. Korneyev. Architecture of computing systems with programmable structure, Nauka, Novosibirsk, 1985, 166 pp.f37
  • E.V. Yevreinov, Yu.G. Kosarev. High performance homogeneous general purpose computing systems, Nauka, Novosibirsk, 1966.f37
  • K. Bondalapati. Modeling and mapping for dynamically reconfigurable hybrid architecture, Ph.D. Thesis, University of Southern California., 2001, 194 pp. url: 37 38
  • K. Bondalapati, V. K. Prasanna. "Reconfigurable computing systems", Proceedings of the IEEE, 90:7 (2002), pp. 1201-1217. d - 37 38
  • K. Compton, S. Hauck. "Reconfigurable computing: a survey of systems and software", ACM Computing Surveys, 34:2 (2002), pp. 171-210.f37
  • M.S. Jadzhak. "On a numerical algorithm of solving the cascade digital filtration problem", Journal of Automation and Information Sciences, 36:6 (2004), pp. 23-34. d tar
  • M. S. Yadzhak, M. I. Tyutyunnyk. "An optimal algorithm to solve digital filtering problem with the use of adaptive smoothing", Cybernetics and, Systems Analysis, 49:3 (2013), pp. 449-456. 37
  • A. V. Anisimov, M. S. Yadzhak. "Construction of optimal algorithms for mass computations in digital filtering problems", Cybernetics and Systems Analysis, 44:4 (2008), pp. 465-476. i f37
  • M. G. Adigeyev, D.V. Dubrov, S.A. Lazareva, B.Ya. Shteynberg. "Experimental parallelizing compiler on a supercomputer with a structural organization of computations", Tezisy dokladov vserossiyskoy nauchnoy konferentsii «Fundamental'nyye i prikladnyye aspekty razrabotki bol'shikh raspredelennykh programmnykh kompleksov" (Novorossiysk, 21-26 sentyabrya 1998), Izd-vo MGU, M., 1998, pp. 101-108. 38
  • D. Dubrov, A. Roshal. "Generating pipeline integrated circuits using C2HDL converter", East-West Design & Test Symposium (EWDTS 2013) (27-30 Sept. 2013, Rostov on Don, Russia), pp. 1—4. d ' 38
  • B. Ya. Steinberg, D. V. Dubrov, Yu. V. Mikhailuts, A. S. Roshal, R. B. Steinberg. "Automatic high-level programs mapping onto programmable architectures", Proceedings of the 13th International Conference on Parallel Computing Technologies (August 31-September 4, 2015, Petrozavodsk, Russia), Lecture Notes in Computer Science, vol. 9251, Springer, Cham, ISBN 978-3-319-21908-0, pp. 474-485. 38
  • B. Ya. Steinberg, A. P. Bugliy, D. V. Dubrov, Yu. V. Mikhailuts, O. B. Steinberg, R. B. Steinberg. "A project of compiler for a processor with programmable accelerator", 5th International Young Scientist Conference on Computational Science, YSC 2016 (26-28 October 2016, Krakow, Poland), Procedia Computer Science, 101 (2016), pp. 435-438. 38
  • A. P. Bugliy, D.V. Dubrov, Y. V. Mikhailuts, B. Ya. Steinberg, R.B. Steinberg. "Developing a high-level language compiler for a computer with programmable architecture", CEE-SECR'16: Proceedings of the 12th Central and Eastern European Software Engineering (October 2016, Moscow, Russia), ISBN 978-1-4503-4884-3, 1-6 pp. 38
  • Y. Liu, B. Schmidt. "SWAPHI: Smith-Waterman protein database search on Xeon Phi coprocessors", ASAP 2011 V. 1, 2014, pp. 184-185. 38 61
  • D.V. Dubrov, A. S. Roshal', B. Ya. Shteynberg, R.B. Shteynberg. "Automatic mapping programs onto a processor with an FPGA accelerator", Vestn. YuUrGU. Ser. Vych. matem. inform., 3:2 (2014), pp. 117—121 (in Russian), gl 38
  • K. Bondalapati, V. K. Prasanna. "Loop pipelining and optimization for run time reconfiguration", IPDPS 2000: Parallel and Distributed Processing, International Parallel and Distributed Processing Symposium, Lecture Notes in Computer Science, vol. 1800, Springer, Berlin-Heidelberg, 2000, isbn 978-3-540-67442-9, pp. 906-915. d 38
  • B.Y. Steinberg, A. P. Bagliy, Zh. M. Petrova, O. B. Steinberg. "Pipeline circuits to compute several expressions", CEE-SECR'18: Proceedings of the 14th Central and Eastern European Software Engineering (October 2018, Moscow, Russian Federation), isbn 978-1-4503-6176-7, pp. 1-7. I f38
  • A. P. Bagliy, D.V. Dubrov, B.Ya. Shteynberg, R.B. Shteynberg. "Resource Reuse in Pipeline Computing", Trudy XIX Vserossiyskoy nauchnoy konferentsii «Nauchnyy servis v seti Internet" (Novorossiysk, 18-23 sentyabrya 2017), IPM im. M.V. Keldysha, M., 2017, pp. 43-47.
  • B. Ya. Shteynberg, A. P. Bagliy, D. V. Dubrov, Yu. V. Mikhayluts, O. B. Shteynberg, R. B. Shteynberg. "Classification of loops with one statement for executing on the processor with programmable accelerator", Program Systems: Theory and Applications, 8:3, pp. 189—218 (in Russian). 3842
  • V.I. V'yukova, V.A. Galatenko, S. V. Samborskiy. "Using the CLP approach to combine software pipelining of the inner loop with the unwrapping of the outer loops when compiling the nest of nested loops", Trudy chetvertoy mezhdunarodnoy konferentsii «Parallel'nyye vychisleniya i zadachi upravleniya", PACO'2008 (Moskva, 27-29 oktyabrya 2008), pp. 1208-1220.Î38
  • S. S. Andreyev, S. A. Dbar, A. O. Latsis, Ye. A. Plotkina. "Programming system Autocode HDL and experience of its application for circuit implementation of numerical methods in FPGA", Trudy Vserossiyskoy nauchnoy konferentsii «Nauchnyy servis v seti Internet: masshtabiruyemost', parallel'nost', effektivnost"' (Novorossiysk, 21-26 sentyabrya 2009), Izd-vo MGU, M., 2009, pp. 237. 38
  • S. S. Andreyev, A. A. Davydov, S. A. Dbar, A. O. Latsis, Ye. A. Plotkina. Technologies for the development of applied software for reconfigurable computing structures (FPGA), 2010 (Accessed 1.07.2020), 27 pp. .url 39
  • D.J. Kuck, R. H. Kuhn, B. Leasure, M. Wolfe. "Dependence graphs and compiler optimizations", POPL '81: Proceedings of the 8th ACM SIGPLAN-SIGACT symposium on Principles of programming languages (Williamsburg, Va., Jan. 26-28), 1981, ISBN 978-0-89791-029-3, pp. 207-218. 39
  • V. V. Petrenko. "Internal REPRISE representation of a parallelizing system", Trudy chetvertoy mezhdunarodnoy konferentsii «Parallel'nyye vychisleniya i zadachi upravleniya", PACO'2008 (27-29 oktyabrya 2008, Moskva, Rossiya). 39
  • Ye. V. Alymova, A. P. Bagliy, D.V. Dubrov, R.A. Ibragimov, Yu.V. Mikhayluts, V. V. Petrenko, B.Ya. Shteynberg, R. B. Shteynberg, V. A. Yakovlev. "On the intermediate program representation for automatic generation of pipeline compute units", Izvestiya vuzov. Severo-Kavkazskiy region. Tekhnicheskiye nauki, 2017, no. 3, pp. 22-29 (in Russian). I f39
  • V. Petrenko, Ye. Metelitsa, R. Morylev, B. Shteynberg. "OPC-based program transformation training system "Parallel Programmer Simulator"", Trudy Vserossiyskoy nauchnoy konferentsii pamyati A. L. Fuksmana «Yazyki programmirovaniya i kompilyatory" (Rostov-na-Donu, 3-5 aprelya 2017, Yuzhnyy federal'nyy universitet), Izdatel'stvo Yuzhnogo federal'nogo universiteta, Rostov-na.-Donu, 2017, pp. 198-201.
  • Ye. Alymova, B. Shteynberg, A. Bagliy, D. Dubrov, V. Petrenko, R. Ibragimov, Yu. Mikhayluts, R. Shteynberg. "Intermediate representation of OPC programs for generating a pipeline calculator circuit", Trudy Vserossiyskoy nauchnoy konferentsii pamyati A. L. Fuksmana «Yazyki programmirovaniya i kompilyatory" (Rostov-na-Donu, 3-5 aprelya 2017, Yuzhnyy federal'nyy universitet), Izdatel'stvo Yuzhnogo federal'nogo universiteta, Rostov-na-Donu, 2017, pp. 38-41. 39
  • K. Gufan, R. Morylev, V. Petrenko. "Visualization in the Open Parallelizing System", Trudy Vserossiyskoy nauchnoy konferentsii «Nauchnyy servis v seti Internet" (Novorossiysk, 18-22 sentyabrya 2006), pp. 58-61.139 45
  • Ye. N. Akimova, R. A. Gareyev. "Application of analytical modeling of matrix-vector multiplication on multicore processors", Vestn. YuUrGU. Ser. Vych. matem. inform., 9:1 (2020), pp. 69-82 (in Russian). 40 60 62
  • R. Gareev, T. Grosser, M. Kruse. "High-performance generalized tensor operations: a compiler-oriented approach", ACM Transactions on Architecture and Code Optimization, 15:3 (2018), pp. 1-27, 34. d -|40 62
  • S. Muchnick. Advanced Compiler Design Implementation, 1 ed., Morgan Kaufmann, 1997, ISBN 978-1558603202, 888 pp.140
  • A. Akho, Dzh. Ul'man. Parsing, Translation and Compilation Theory. V. 1: Sintaksicheskiy a,na,liz, Mir, M., 1978, 616 pp.; 243 pp.140
  • A. Akho, M. Lam, R. Seti, Dzh. Ul'man. Compilers: Principles, Techniques, and Tools, Per. s angl., 2-ye izd., Izdatel'skiy dom «Vil'yams", M., 2008, ISBN 978-5-8459-1932-8, 1184 pp.140
  • M. Griebl. Automatic parallelization of loop programs for distributed memory architectures, Habilitation, Passau University, 2004, 207 pp. url 40 46 66
Еще
Статья обзорная